Trending Bestseller

Reference-Ladder Free Flash Analog to Digital Converter Architecture

Gulrej Ahmed

No reviews yet Write a Review
Paperback / softback
15 March 2022
$112.00
Ships in 3-5 business days
Hurry up! Current stock:
Document from the year 2021 in the subject Computer Science - Programming, grade: 10, Manipal University Jaipur, language: English, abstract: In this book, the primary research objective is to design a novel comparator to get rid-off reference-ladder circuit. The design of power efficient Flash ADC is investigated by utilizing a novel power optimized single-ended comparator. The proposed comparator generates inherent embedded threshold voltage. It uses the variable threshold voltagegeneration method for producing the reference voltage for the Flash ADC design. By employing optimized comparator, the Flash ADC achieves various benefits, as it does not require the necessity of a reference resistor ladder as well as front-end track and hold circuit. This reduces both layout area and power consumption and makes it appropriatefor System-on-Chip (SoC) ADC implementation.The basic structure of the single-ended comparator is modified CMOS Inverter. The performance of modified CMOS Inverter circuit is compared with the static CMOS Inverter. To demonstrate the functionality of the new comparator, 4-bit and 6-bit Flash ADCs has been designed and simulated under the environment of Cadence and LTspice CAD tools. For both of the Flash ADCs, a comparative analysis is presented with previously published works on Flash ADCs.The secondary research objective is to propose a novel power reduction technique for high-speed Flash analog-to-digital converter, which not only reduces the power consumption in comparator but also examines the inactive comparators in the Flash ADC, thus inactive comparators get shutdown to save the unnecessary power consumption.This approach is based on two-step method of data conversion. By this method the total numbers of active comparators are reduced in comparison with the conventional Flash ADC. This feature of active comparators reduces the overall power consumption of the converter and the resultant architecture develops into power efficient Flash A

This product hasn't received any reviews yet. Be the first to review this product!

$112.00
Ships in 3-5 business days
Hurry up! Current stock:

Reference-Ladder Free Flash Analog to Digital Converter Architecture

$112.00

Description

Document from the year 2021 in the subject Computer Science - Programming, grade: 10, Manipal University Jaipur, language: English, abstract: In this book, the primary research objective is to design a novel comparator to get rid-off reference-ladder circuit. The design of power efficient Flash ADC is investigated by utilizing a novel power optimized single-ended comparator. The proposed comparator generates inherent embedded threshold voltage. It uses the variable threshold voltagegeneration method for producing the reference voltage for the Flash ADC design. By employing optimized comparator, the Flash ADC achieves various benefits, as it does not require the necessity of a reference resistor ladder as well as front-end track and hold circuit. This reduces both layout area and power consumption and makes it appropriatefor System-on-Chip (SoC) ADC implementation.The basic structure of the single-ended comparator is modified CMOS Inverter. The performance of modified CMOS Inverter circuit is compared with the static CMOS Inverter. To demonstrate the functionality of the new comparator, 4-bit and 6-bit Flash ADCs has been designed and simulated under the environment of Cadence and LTspice CAD tools. For both of the Flash ADCs, a comparative analysis is presented with previously published works on Flash ADCs.The secondary research objective is to propose a novel power reduction technique for high-speed Flash analog-to-digital converter, which not only reduces the power consumption in comparator but also examines the inactive comparators in the Flash ADC, thus inactive comparators get shutdown to save the unnecessary power consumption.This approach is based on two-step method of data conversion. By this method the total numbers of active comparators are reduced in comparison with the conventional Flash ADC. This feature of active comparators reduces the overall power consumption of the converter and the resultant architecture develops into power efficient Flash A

Customers Also Viewed

Buy Books Online at BookLoop

Discover your next great read at BookLoop, Australiand online bookstore offering a vast selection of titles across various genres and interests. Whether you're curious about what's trending or searching for graphic novels that captivate, thrilling crime and mystery fiction, or exhilarating action and adventure stories, our curated collections have something for every reader. Delve into imaginative fantasy worlds or explore the realms of science fiction that challenge the boundaries of reality. Fans of contemporary narratives will find compelling stories in our contemporary fiction section. Embark on epic journeys with our fantasy and science fiction titles,

Shop Trending Books and New Releases

Explore our new releases for the most recent additions in romance books, fantasy books, graphic novels, crime and mystery books, science fiction books as well as biographies, cookbooks, self help books, tarot cards, fortunetelling and much more. With titles covering current trends, booktok and bookstagram recommendations, and emerging authors, BookLoop remains your go-to local australian bookstore for buying books online across all book genres.

Shop Best Books By Collection

Stay updated with the literary world by browsing our trending books, featuring the latest bestsellers and critically acclaimed works. Explore titles from popular brands like Minecraft, Pokemon, Star Wars, Bluey, Lonely Planet, ABIA award winners, Peppa Pig, and our specialised collection of ADHD books. At BookLoop, we are committed to providing a diverse and enriching reading experience for all.